Abstract -A monolithic 8-bit 250 megasarnple per second analog-todigii at converter (ADC) fabricated in an oxide-isolated bipolar process is deseribed. Using a flash ADC architecture at high speeds without a sample and hold leads to a number of error sources discussed in this paper. The design of the converter is optimized to miuimize the effects of these error sources. Experimental results are presented for comparison with theory.
INTRODUCTION
A NALOG-to-digital conversion consists of sampling in both time and voltage. Most schemes achieve each of the two functions in distinct portions of the converter: a sample and hold for time sampling, and a digitizer for voltage sampling. When realized using a flash scheme, however, the digitizer is frequently used without a sample and hold, placing the dual burdens of time and voltage sampling on the digitizer. This is often done somewhat casually, under the premise that all the comparators in the digitizer sample the signal at the same time. Comparators are not the best time sampling circuits, however, and at the highest conversion speeds it is time sampling which generates most of the conversion errors in flash converters used this way. This paper describes a flash converter expressly intended for use without a sample and hold at a 4-ns samlple interval. Thus the design was shaped largely by time sampling considerations.
The block diagram ( Fig. 1) shows a conventional flash converter structure having one comparator (buffer and latch) per state. This differs from the recent trend toward encoding the analog signal prior to latching [1] . The motivation for using the classical architecture is to equalize the delay path for all states. Analog decoding usually requires nonidentical cells prior to latching, leading to a large spread in signal delay. Even if identical, extra stages prior to latching increase the delay variance. A departure from conventional architecture is the extra four comparators and output bits (labeled "trigger") which sense transitions Manuscript received July 17, 1986; revised August 17, 1986 . The authors are with Hewlett-Packard Company, Santa Clara, CA 95051.
IEEE Log Number 8611149. in the input signal for external real-time operations on the data. One use for these is to setup trigger windows for the signal without having to decode the digital data at the 4-ns rate.
Section II discusses variable comparator propagation delay, which motivates the logic structure. Section III examines systematic comparator delay; and Section IV identifies some distortion sources, and their impact on comparator design.
IL VARIABLE COMPARATOR DELAY
When an analog-to-digital converter (ADC) is integrated, the propagation delay of two identical gates on the same circuit may differ. Differences that do not manifest themselves in the same way from circuit to circuit are referred to here as variable (to distinguish them from random noise), and are the subject of this section.
As the propagation-delay variance among comparators increases in a single circuit, there is some corruption in the information transfer. A marked increase in information corruption occurs when the delay difference between two comparators becomes so great that for fast signals they 0018-9200/86/1200-0997$01.00 01986 IEEE where q is the difference of adj scent thresholds (" quantization level") and s is the slew rate of the input signal.
Since the converter we were constructing had a breakpoint of 10 ps, we felt reason for concern.
To reduce the variability of the comparators, the buffer and latch transistors in the signal path were biased at currents below that of the~r peak. At low collector currents,~1 is dependent on transit time, thermal voltage, and collector current (Fig. 2) , while at higher collector currents, the Kirk effect limits the L. Biasing the transistors at the~, peak would make the~,, and hence the delay, dependent on both transit time and Kirk effect. Although the reduced bias approach makes the average propagation delay greater, it reduces the variance by requiring fewer parameters to match. Measurements to quantify the benefit of this approach were not done, since a suitable test structure is essentially a flash digitizer fabricated at various current levels.
Another approach to reducing variable comparator delay errors is to extend the definition of a thermometer code to count the number of ONE'S in any state as the value.
Unfortunately, this requires encoding n! possible states rather than the 2" originally valid states of an n-bit converter. A compromise is to encode the most likely invalid states and ignore the rest, thus enlarging the effective quantization level used for (l To save area, the first level of encoding was chosen to eliminate metal interconnect by directly fitting together the cells of the comparators and first-level logic. It was also chosen to maintain an equal loading on the comparators to avoid perturbing propagation delay. The encoding we used for a 7-bit subsection is given by
where B is the partially encoded word, C[x ] is the x th comparator, and n has the range 1-32. This scheme allowed us to interleave the comparators on the layout by four as shown in Fig. 3 , yielding a side benefit of longer metal runs on the resistor ladder to increase matching of the 1 Q per tap values. The remaining encoding stages had two possibilities: a compact binary encode or a compact gray encode. The possible binary scheme gave more benign results for firstand second-order thermometer code errors than the gray scheme. The equations for the lesser significant bits in the binary encode scheme (7- One disadvantage of a binary output code, however, is lumps). Inductance is negligible at these frequencies on IC that two or more output bits may change for a single-input metal traces for the purposes of propagation delay. Disstate transition. Since an input close to a latch balance tributing the transistor capacitance, the line characteristic pc~int may result in an ambiguous comparator output level, 's given by erroneous output codes can result. Given a uniformly distributed input, the likelihood of an error can be derived y=m.
(as in [3] ):
Substituting (4) into (3) gives the velocity
where V. is ambiguity level of comparator logic level, Q is the voltage of an input state, A is the analog gain in the comparator, T is time available to latch, and~is the comparator positive feedback time constant. Given the unknown extent of the variable comparator delay, we chose the binary scheme and designed the comparators (Fig. 4) to minimize (2). The sum of the resistors R3 and R5 (equal to R4 and R6) is made large to increase the positjve feedback loop gain thus decreasing~. An independent choice of R 3 optimizes latch recovery time, allowing available time T to be large. Error rates have not yet been measured, but are expected to be on the order of one part per billion.
III. SYSTEMATIC COMPARATOR DELAY
Systematic differences in comparator delay arise from differences in conditions surrounding comparators. On a chip large enough to house 256 comparators, the mismatch in the propagation of the input and latch signals is the primary source of systematic error. Modeling the lumped open-circuit line with a distributed system, the velocity of propagation (derived in the Appendix) for a line which is short compared to the wavelength of the applied frequency is 
By integrating the inverse of (5) from some point yl on the line to the end of the line, the propagation delay is found:
For optimal matching of RC between the input line and the latch line, it was necessary to run both lines on the same layer of metal and match the transistors connected to the line. Nonideal matching would be seen as eight parabolic lumps over the input range of the converter. The number eight comes from interleaving the comparators by four over each of the 7-bit halves of the converter. On the right half of the beat frequency plot (Fig. 5 ) some parabolas spanning one-eighth of the range can just be perceived riding on the sine wave. This amounts to mismatch on the order of 10 ps over the entire line. Analytically, this kind of nonlinearity can be treated as FM modulation by Bessel functions as in [4], giving energy in the 21st, 23rd, and 25th harmonics for a full-scale input. It was possible to experimentally vary the mismatch magnitude slightly by changing the pulse shape and duty cycle so that frequencies were present on the applied latch signal which violated the assumptions used to derive (3). In that case, a more complete analysis shows that the propagation delay is dispersive over frequency.
IV. DISTORTION SOURCES
As can be seen in Fig. 6 , both second-and third-harmonic distortion are present for high input frequencies. Second-order distortion is a result of nonlinear~C of Q1 IEEEJOURNAL OF SOLID-STATECIRCUITS,VOL. Distortion, effective bits for full-scafe input.
in Fig. 4 , and source resistance. Analysis using Volterra series gives the result
VOUC,lR HD2 = 2JW
where V. is the magnitude of the fundamental, w is the frequency, CJI is the coefficient of VO(linear voltage term) in a power-series expansion of CP, CjOis the constant term in the same power series, and R is source resistance. Third-order distortion has two sources of equal size. One source is propagation differences in the comparator propagation between quickly and slowly varying signals coming from different levels of cutoff. This source is strongly dependent on the magnitude of transistor parasitic, the nonlinearity of transistor parasitic (particularly CP), and gain. Reduced values of RI-R4 suppress this source.
The other source of third-order distortion arises latching high slew signals by finite rise-time latch signals. This effect may be understood by referring to the simple latch of Fig. 7 . If the latch command is in the track mode, all of the current passes through the left-hand differential pair and the output follows the input. If we slowly change the latch command state, some current starts to flow in the right-hand pair. The input-output transfer function starts exhibiting hysteresis due to the positive feedback of the right-hand pair. As more current is switched the amount of hysteresis increases until the circuit is fully latched. If the latch command is switched at full speed, the circuit still passes through the period of increasing hysteresis, although quickly.
A quasi-static analysis of the two upper pairs in Fig. 7 results in the hysteresis boundarỹ = 2~tanl-' ((1,/11 )-(1, /11)tanh(~/2~))
where F( is the hysteresis boundary as viewed from the input, If is the total tail current, 11 is the tail current in the right-hand pair, I, is the tail current in the left-hand pair, and V1 is~he log~c level (1, * RI).
Assuming that the tail currents switch uniformly with time, (7) is plotted as a function of time in Fig. 8 . Also plotted on Fig. 8 are lines representing two signals, quickly and slowly varying. To see how we get errors, first consider the slow moving signal. Since it enters the hysteresis boundary from below, and later is latched low, we can think of the sample instant as occurring near the onset of the hysteresis. Now consider the fast moving siznal. It. too.
enters the hysteresis Fig. 9 . Die photo.
boundary from below, but emerges from above the hysteresis boundary before being latched, resulting in a high value. In this case, we can think of the sample point being considerably later than the slow movin{gsignal. Since this speed-dependent delay occurs in both directions, it results in odd harmonic distortion.
Assuming signals are locally constant slew ramps, and that tail currents switch uniformly with time, we can project an error boundary based on (7): where Y. is given by (7) , tlis the time which describes the states of currents II and Iz when a constant slew signal is tangent to the hysteresis boundary, and tO is the time which describes the states of currents 11 and IJ at the onset of hysteresis.
This hysteresis-based source of distortion can, like the bimdwidth-dependent source,, be reduced by lower values of RI -R4. The split load scheme of the latch portion is particularly helpful in keeping R 3 and R4 low.
Effective bits [5] is a combined measure of nonlinearity and noise: EB = N -log2 (rms actual error/rms ideal error)
where N is the nominal number of ADC bits (eight in this case), and ideal error is the quantization error expected for the signal applied. In the plot shown in Fig. 6 , effective bits is dominated by distortion.
V. CONCLUSION
An 8-bit 250 megasample per second analog-to-digital flash converter was designed and fabricated. Conversion errors which arise from applications without a sample and hold limit the useful resolution and speed of such a converter. The effects of such errors, however, can be minimized if they are considered during the digitizer design.
The die (Fig. 9) dissipates 12 W on an area of 31 mm2 using a tungsten-copper heat spreader. It was fabricated using a fully recessed oxide-isolated double-diffused direct step on wafer-based bipolar process with peak ftof 7 GHz.
APPENDIX DERIVATION OF VELOCITYOF A SHORT OPEN-CIRCUITLINE
The voltage on a distributed line is given by [6, eq. (9.31) ] 
Ll(x, t)= (8) Y(~)+~e-Y(~)
e where x is position on the line, L is the !ine length, y is z the line characteristic (in units of inverse length), and p is the reflection coefficient.
For a given line, the denominator of (8) will be a constant, so we will rename it k. Let us define y = x -L (so the end of the line is y = O (9) To find the velocity 8y/8 t we must use implicit functions. From [7] 6Jy (7u/at --
5"
8v/L?y " Taking partials 6'u/dtand du/dy of (9) 6'rJ s =icosh(yy)e$t au y -=~sinh(yy)e't, dy (lo)
Applying (10) to (11) and (12), we get velocity = -(,s/y)(cosh( yy)/sinh (yy)). 
